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Abstract 
Recently, the bi-directional dc-dc converter has been focused on because of the huge demand for di-
versification of power supply network including battery. The dual active bridge (DAB) dc-dc conver-
ter is one of the most popular circuits for bi-directional applications because of its simple structure. 
However, power efficiency at light load is the intrinsic problem of a bi-directional DAB DC-DC con-
verter. In this paper, the simple solution with digital operation for the problem is proposed and expe-
riments are performed with 1kW system. This method can reduce a switching surge without other 
circuits such as snubber and improve power efficiency at light load. Therefore it can reduce loss of 
switching surge, and improve power efficiency. From the results, 37% maximum power efficiency 
improvement at light load is confirmed. Furthermore, this method is capable for control in the conven-
tional method in the heavy load range. Consequently, it is possible to reduce the switching surge and 
realize high power efficiency in a wide load range. 
Introduction 
Recently, the bi-directional dc-dc converter has been focused on because of the huge demand for di-
versification of power supply network including battery. The DAB dc-dc converter is one of the most 
popular circuits for bi-directional applications because of its simple structure [1-5]. However, a 
switching surge and power efficiency at light load condition is the intrinsic problem [4].  
Some research have been done to solve the problem, for instance, use of resonant type converter with 
snubber circuit [1], silicon carbide (SiC) power device and new magnetic materials [2], Quasi-ZCS 
operation with LC filter [3], and converter linked through superposition in additive polarity in se-
ries[4]. 
This paper proposes a simple solution for power efficiency improvement with digital operation. This 
method can improve power efficiency due to reduce a switching loss without adding other circuits 
such as snubber circuit.  
1
BASIC OPERATION OF A DAB DC-DC CONVERTER 
Figure 1 shows the circuit schematic of the conventional DAB dc-dc converter. Figure 2 shows con-
ventional operating waveform [5]. In the conventional operation, the output power is operated by the 
phase-shift shown as φ between the primary voltage vP and secondary voltage vS of transformer.  
 
 
Fig. 1: The circuit schematic of DAB dc-dc converter 
 
 
(a) light load (b) heavy load 
Fig. 2: Conventional operating waveform: (a) light load; (b) heavy load 
 
Figure 3 shows the phasor diagram. VP , VS, VL, and I are phasor symbols for vP, vS, vL, i, respectively. 
When VS  is leading in phase than VP, converter is operated in power running mode (Fig. 3 (a) and (b)), 
and when VS is lagging than VP, it is operated in power regenerative mode (Fig. 3 (c)). 







VVP outino . (1) 
The output power can be controlled with the phase difference φ. The waveform of the current i is 
changed by the load condition. In this paper, current i crossed the zero line in the State 2 is defined as 




(a) power running mode (light load) (b) power running mode(heavy load) (c)power regenerative mode 
Fig. 3: Phasor diagram 
INTRINSIC SURGE PROBLEM OF A DAB DC-DC CONVERTER 
Well known problem of a DAB DC-DC converter is switching surge of when the load is in light con-
dition. It is caused by the reverse recovery effect of the diode. 
Figure 4 shows the switching surge generation mechanism when Vin >Vout. The surge occurs in the 
transition from State 1 (3) to State 2 (4), repeatedly. Cd is the parasitic capacitance of diode which is 
connected in parallel with the ideal diode, and Lwire is parasitic reactance. When the load is at the light 
load condition, the diodes D4 is conducting in State 1. Then the switches Q3 is turned on when state 
changes from State 1 to State 2. At this instantaneous moment, the diode D4 is switched from a for-
ward bias condition to a reverse bias condition immediately, and it leads to resonance of Cd and Lwire. 
Because of these reasons, the switching surge occurs. Similarly, when Vin < Vout, the surge occurs in 
the transition from State 2 (4) to State 3 (1). it occurs in the bridge on the primary side. 
Commonly, to protect the switches from the switching surge, snubber circuit are applied [2]. However, 
the power loss at the snubber circuit can’t be ignored at the light load condition. The other way, the 
resonant converter type is also popular, but the additional components are needed. 
 
  
(a) State 1 (b) State 2 
Fig. 4: The switching surge generation mechanism: (a) State 1; (b) State 2 
PROPOSED OPERATING METHOD 
We propose the software-based compensation method for basic DAB bi-directional dc-dc converter 
which can be reduce the switching surge reduction at the light load, without any of additional circuits 
such as the snubber circuits or resonant circuits. Figure 5 shows idealized waveform of the proposed 
operating method. With this method, it can be easily change buck mode and boost mode operation. 
When Vin < Vout, as it can be seen from the waveforms, the direction of primary side current of trans-
former i during each on-time of Q1 and Q2, is restricted to avoid the crossing the zero line. Due to the 
restriction of the change of the direction of the current, the zero-current-switching-on can be realized 













































[5] is applied. The analysis has been done for each of buck mode and boost mode operation, respec-
tively. This converter has six operational states in one switching period for each of the buck and boost 
mode operation, respectively. The elements are treated as ideal in equivalent circuit. 
 
 
(a) buck mode (b) boost mode 
Fig. 5: Idealized wave form for proposed operating at the light load: (a) buck mode; (b) boost mode. 
 
Buck Mode Operation 
In buck mode, the primary side switches Q1 and Q2 are turned-on twice in the period. Firstly, Q1 and 
Q2 are turn-on at t = 0 and Ts / 2. Secondly, they are turn-off at t = A and Ts / 2 + A. Thirdly, they are 
turn-on at t = ϕ  and Ts / 2 + ϕ. Fourthly, they are turn-off at t = Ts / 2 and Ts. Equivalent circuits cor-
responding to each state in buck mode operation are shown in Fig. 6, where ov̂ is the low-frequency 
component of Vo. For analysis, solving for iL and ic, 
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4
From Fig. 5, it is clear that 2/1=++ cba DDD , ( ) ( )π20 LL ii =  and ( ) 0=AiL . Using the preced-
ing relationships, 
( ) ( ) sciLL TDL
vVii 0
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(a) State 1 
ov̂
 
(b) State 2 
ov̂
 
(c) State 3 
ov̂
 
(d) State 4 
ov̂
 
(e) State 5 
ov̂
 
(f) State 6 
Fig. 6 Equivalent circuit of buck mode operation: (a) State 1; (b) State 2; (c) State 3; (d) State 4; 
(e) State 5; (f) State 6 
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Hence, 
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Boost Mode Operation 
In boost mode, the secondary side switches Q3 and Q4 are turned-on twice in the period. Firstly, Q3 
and Q4 are turn-on at t = ϕ and Ts / 2 + ϕ, respectively. Secondly, they are turn-off at t = B and Ts / 2 + 
B. Thirdly, they are turn-on at t = Ts / 2 and 0. Fourthly, they are turn-off at t = Ts / 2 + ϕ and B. 
Equivalent circuits corresponding to each state in boost mode operation are shown in Fig. 7. 
ov̂
 
(a) State 1 
ov̂
 
(b) State 2 
 
(c) State 3 
ov̂
 
(d) State 4 
ov̂
 
(e) State 5 
ov̂
 
(f)  State 6 
Fig. 7 Equivalent circuit of boost mode operation: (a) State 1; (b) State 2; (c) State 3; (d) State 4; 
(e) State 5; (f) State 6 
 
For analysis, equation is formularized for each state. 
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Output Power 
From the above, the analysis for both of buck and boost mode operation can be done in uniformly. For 














In buck mode, X=A, and in boost mode, X=φ. 
Operation Shift between Light and Heavy Load 
In the light load, with the output power increasing, the periods of which all switches turned OFF 
( ϕ~A , ϕππ ++ ~A , π~B , ππ 2~B+ ) becomes shorter. The periods, equal to zero seconds, it 
is the boundary between light load and heavy load. Therefore, in the heavy load condition, the only 
conventional phase-shift operation is active. From the results, it can be seen that it is possible to con-
trol the output power seamlessly despite of the load condition. 
EXPERIMENTAL RESULTS 
To verify the proposed operation validity, we perform some experiments with the prototype circuit. 
The main circuit is DAB dc-dc converter without additional circuits like snubber circuit. We had 
closed loop operation experiments with DSP TI TMS320F28335. Experimental parameters are shown 
in Table I. Figure 8 and Fig. 9 show drive signal generating mechanism. Dead time of each switch is 1μs. 
Table I: Specification of Bidirectional DAB dc-dc converter 
Item Symbol Specification 
Transformer 
1) Turns ratio a 1:1 
2) Leakage inductance(primary-referred) L 110μH 
Converter 
1) Rated output power Po 1kW  
2) Rated input direct voltage Vin 150V 
3) Rated output direct voltage Vout 150V 
4) Switching frequency fs 20kHz 
5) Absolute maximum ratings of IGBT collector-emitter vCE 600V 
6) On resistance of IGBT rt 50mΩ 
7) Absolute maximum ratings of diode iF 30A 
8) Forward voltage of diode  vF 0.8V 
9) Recovery time of diode trr 0.1μs 
 
 












Fig. 9 Mask signal generating mechanism by PWM peripheral in DSP. 
 
Figure 10 shows the waveform of the corrector-emitter voltage and the corrector current of the low 
voltage side bridge of the buck converter. Figure 10(a) shows the result of the conventional operation 
and Figure 10(b) shows the result of the proposed operation. Comparing with these results, it can be 
seen that 99% of voltage surges and 100% of current serge of reduction. 
 
 (a) the prototype operation (b) the proposed operation 
Fig. 10 The waveforms in buck mode: (a) the prototype operation (Vin=200V, Vout=150V, Po=569W); 
(b) the proposed operation. (Vin=200V, Vout=150V, Po=566W) 
 
Figure 11 shows the waveform of the boost converter. Comparing with these results, it can be seen 
that 99% of voltage surges of reduction and 100% of current serge of reduction. 
 
 
 (a) the prototype operation (b) the proposed operation 
Fig. 11 The waveforms in boost mode: (a) the prototype operation (Vin=100V, Vout=150V, Po=687W); 
(b) the proposed operation. (Vin=100V, Vout=150V, Po=686W) 
 
Figure 12 shows the power efficiency results for the both of the conventional and the proposed opera-
tion. It can be seen that the power efficiency of buck mode can be apparently improved by up to 37% 
using the proposed operation at 100W as shown in Fig. 12 (a). It can be seen that the power efficiency 
of boost mode can be apparently improved by up to 30% at 100W as shown in Fig. 12 (b). 
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(a) buck mode  (b) boost mode 
Fig. 12 Power efficiency: (a) buck mode (Vin=200V, Vout=150V); 
(b) boost mode (Vin=100V, Vout=150V) 
Conclusion 
By the analysis of the circuit operation and the some experiments, the validation of the proposed oper-
ation for DAB dc-to-dc converter is revealed. The operation method with digital operation can reduce 
switching surges without other circuits like snubber circuit. From the experiment results, the 99% of 
the maximum voltage surge reduction and 100% of the maximum current serge reduction at the light 
load is confirmed. Furthermore, due to the surge reduction method, 37% maximum power efficiency 
improvement can be confirmed at light load. Also the operation can be applied to any condition from 
light to heave load seamlessly. 
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